REBEL - Reconfigurable Block Encryption Logic
نویسندگان
چکیده
Existing block cipher function designs have tended to deploy the secret bits in a specific and limited way. We generalize the role of the secret as truth tables of Boolean gates in a carefully designed logic schema. Our claims are: these reconfigurable functions are pseudo one-way and pseudo random functions. Such a function family is proposed using reconfigurable gates. Based on this function family we create REBEL, REconfigurable Block Encryption Logic, which is an LR-Network. We prove cryptographic and cryptanalytic security for REBEL. From cryptographic perspective, this function is a pseudo-permutation. From cryptanalysis perspective, any observable attribute appears to be a random process.
منابع مشابه
Performance Analysis of Fixed, Reconfigurable, and Custom Architectures for the SCAN Image and Video Encryption Algorithm
This paper briefly presents a block cipher encryption architecture and a reconfigurable logic based hardware design for the SCAN encryption algorithm. Detailed performance results are presented for still images as well as video, and the reconfigurable architecture is compared to software-only implementations of the same algorithm as well as a preliminary ASIC design.
متن کاملAn Algorithm-Agile Cryptographic Co-processor Based on FPGAs
Cryptographic algorithm agility, or the capability to switch between several encryption algorithms, has become a desirable feature due to the algorithm-independent design paradigm of modern security protocols. Moreover, applications such as cell encryption in ATM networks require the ability to quickly change ciphers. A promising answer to algorithm agility in hardware is reconfigurable logic. ...
متن کاملAccelerating LTV Based Homomorphic Encryption in Reconfigurable Hardware
After being introduced in 2009, the first fully homomorphic encryption (FHE) scheme has created significant excitement in academia and industry. Despite rapid advances in the last 6 years, FHE schemes are still not ready for deployment due to an efficiency bottleneck. Here we introduce a custom hardware accelerator optimized for a class of reconfigurable logic to bring LTV based somewhat homomo...
متن کاملMapping Algorithms to the Amalgam Programmable-Reconfigurable Processor
The Amalgam programmable-reconfigurable processor is designed to provide the computational power required by upcoming embedded applications without requiring the design of application-specific hardware. It integrates multiple programmable processors and blocks of reconfigurable logic onto a single chip, using a clustered architecture, similar to the one used on the M-Machine [1] to reduce wire ...
متن کاملICEBERG : An Involutional Cipher Efficient for Block Encryption in Reconfigurable Hardware
We present a fast involutional block cipher optimized for reconfigurable hardware implementations. ICEBERG uses 64-bit text blocks and 128-bit keys. All components are involutional and allow very efficient combinations of encryption/decryption. Hardware implementations of ICEBERG allow to change the key at every clock cycle without any performance loss and its round keys are derived “on-the-fly...
متن کامل